Abstract: We provide a description of the Stimulus Test Stand used for prototype testing of the SVX4 chip.
Introduction
The Stimulus Test Stand was originally constructed and assembled for testing the SVX2 ASIC readout and then upgraded for SVX3 ASIC prototyping and testing. We have modified this system for SVX4 ASIC [1] prototype testing. We described the individual components below. Additional details for other hardware for SVX4 testing can be found in reference [2] .
Overview
The Stimulus Test Stand consists of a PC with a GPIB interface card, a DAC-812 and a PCL-710 digital counter that are connected through ISA ports. A custom DAQ program called SVXEval was written for Windows 9x operating system. The SVXEval program initializes all the components in the test stand via GPIB. It is used to algorithmically construct the control patterns needed by the SVX4 and to send them to the Tektronix HFS 9003 Stimulus System. The PC is a 200 MHz Pentium with 64 MB of RAM and is running Windows 98. We show the entire system in Figure 1 . In Figure 2 , we show a cartoon representation of the hardware for the Stimulus Test Stand. The computer sends a pattern to the Stimulus System via the SVX4 adaptor board. The SVX4 chip is mounted onto a carrier board. The data from the chip is stored in FIFOs on the adaptor board until the computer can read out the data. The Logic
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Analyzer has two pods that probe test points on the adaptor board and gives a graphical representation of the waveform and the data output of the SVX4 chip. 
The SVX4 Chip Carrier
The SVX4 chip carrier provides a platform in which to interact with the SVX4 chip. It is a small square PCB that acts as a rigidifier and heat sink for the SVX4 die. It provides various electrical pads for proper power connections and locations for passive components for internal biasing of the SVX4 and other multipin connectors. In Figure 3 , we show an actual SVX4 chip carrier used in the test stand. In Figure 4 , we show the schematic for the SVX4 chip carrier. The adaptor board has multiple functions. It properly terminates the signal and bus lines of the SVX4 chip, contains test points which give convenient connection points for the flying-lead probe tips of the Logic Analysis System, and allows for dual mode (D∅/CDF) operation of the SXV4 chip. We show the SVX4 adaptor board in Figure 5 . 
Probe Station

The Tektronix HFS 9003 Stimulus System
The Tektronix Stimulus System [7] contains one HFS9DG1 differential output card and two HFS9DG2 single-ended output cards giving a total of 12 outputs. We list the outputs and their functions in Figure 7 . The Stimulus System generates the binary control patterns and sends them to the SVX4 through the adapter board. It has a maximum clock speed of 630 MHz. The frequency for normal operation is 530 MHz allowing an ability to change the waveform at the resolution of 2 ns. The Stimulus System has a total pattern memory of 64 K vectors permitting a pattern length of 128 µs. In practice, the pattern memory is divided into different cycles of SVX4 operation and these individual patterns can be repeated indefinitely.
HP 16500B Logic Analysis System
The HP 16500B Logic Analysis System [8] contains a 4 GHz/1 GHz Logic Analyzer along with a 2GS 32K Oscilloscope. The Logic Analysis System has two HP pods with flying-lead probe tips that are used to monitor the signals being sent to the SVX4 chip via the SVX4 adaptor board or the data output from the SVX4 chip. Each pod has 8 data lines which gives one the ability to monitor 16 different signals in the system. One probe is used to monitor control signals and the other is used to view the data from the SVX4 chip. The Logic Analyzer has a CRT which allows a user to graphically view the waveform being downloaded to the chip and the data coming from the chip.
3 Software
SVXEval is a custom written Windows 9x specific DAQ program coded in standard ANSI C. It uses drop down menus and dialog boxes to allow the user to control all the operating parameters of the SVX4 chip. It also has a full testing and analysis suite in which the data can be taken and analyzed. A full description of how the SVX4 chip works and the specifications for chip operation are described in reference [1] .
After powering up the SVX4 chip, it is necessary to download a serial bit stream to the chip through the signal PRI_IN or Priority In which is gated by the front-end clock while the chip is in the initialization cycle established by the change mode (CHMODE), frontend mode (FEMODE), and back-end mode (BEMODE) signal lines. The 191 long bit stream consist of a 128 long channel mask with dual functionality: it acts as a mask for charge injection during calibration and it acts as a way to disconnect problematic channels from preamplifier inputs in normal operation.
The remaining 63 bits in the initialization bit stream are used to set the operating parameters of the chip. The dialog box in the SVXEval program used to set all operating parameters for the front-end and back-end shown in Figure 8 . The waveforms that are downloaded to the chip are generated algorithmically and can be altered by a graphical waveform display/editor provided by the software. We show the waveforms for the D∅ mode and CDF mode of the SVX4 chip in Figure 9 and Figure 10 , respectively. In Figure 11 , we show the data output from the SVX4 chip for various pedestal.
